

SHEET INDEX		SHEET NO.	SHEET ISSUE
CONTENTS			
SHEET INDEX SUPPORTING INFORMATION CURRENT DRAIN USED ON NOTES SYMBOL RECORD OF CHANGES		1	1
CIRCUIT PACK SCHEMATIC		2	1
COMPONENT LIST		3	1
CIRCUIT DESCRIPTION TIMING		4	1
		5	1

PART OF CPS JK25

FAN OUT BOARD
(16K HER DEV/MS/DELAY)

RECORD OF CHANGES				
DATE	PREC	ISS	STD	SEE NOTE

NOTES:

1. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN PICOGRAMS
VALUES PRECEDED BY THE SYMBOL * (PLUS)
OR - (MINUS) ARE IN VOLTS.

2. POWER AND GROUND TERMINALS FOR
INTEGRATED CIRCUITS:

IC CODE	BAT. TERM.	TERMINAL
410	8	16
418P	8	16
418A	8	16
412A	8	16
KS-21285, L24	6	16
KS-21285, L45	7	14
KS-21286, L3	8	16
KS-21688, L3	7	14
KS-21877, L15	7	14
KS-22038, L1	7	14

3. BATTERY AND GROUND TERMINALS FOR THIS
CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+B	000, 119
GRD	200, 319

4. TERMINALS 209 AND 304 ARE RESERVED AND
SHALL NOT BE USED.

5. (SEE SKETCH AT LEFT).

6. CURRENT DRAIN: 680 mA


SYMBOL

FANOUT BOARD
ELEMENT A

TERM. NO.	FUNC.	TERM.	LOC.	TERM. NO.	FUNC.	TERM.	LOC.
AP17, H11	I	303	2A8	ISEL1	B	013	2H9
APT, 011	I	204	3A9	SELRCO	B	210	2H9
AO51	I	010	3A7	SELRCO	B	209	2H1
AO11	I	112	3A7	TAPER0	B	212	3H9
AO21	I	011	3A6	UNSELERO	B	211	2H9
AO31	I	111	3A9	+5	P	000	2H2
AO41	I	207	3A6	+5	P	119	2H2
AO51	I	012	3A6	GPC	P	004	2H8
AO61	I	306	3A5	GRD	G	005	2H8
AO71	I	208	3A5	GRD	G	008	2H8
AO81	I	309	3A2	GRD	G	104	2H8
AO91	I	307	3A2	GRD	G	107	2H8
A101	I	305	3A1	GRD	G	200	2H2
A111	I	206	3A3	GRD	G	319	2H2
A121	I	110	3A4				
A131	I	308	3A4				
A141	I	209	3A4				
A151	I	016	3A1				
A161	I	117	3A1				
A171	I	019	3A3				
RAS10	I	201	2A4				
REF10	I	214	2A3				
R410	I	300	2A0				
SEL01	I	115	2A2				
T311	I	216	2A6				
CEA01	I	108	3A8				
CEA11	I	009	3H7				
CEA21	I	109	3H7				
CEA30	I	310	2H6				
GRAS0	I	007	2H4				
GRAS0	I	007	2H4				
GRCA10	I	105	3H5				
GRCA20	I	005	3H5				
GRCA30	I	103	3H4				
GRCA40	I	101	3H1				
GRCA30	I	002	3H1				
GRCA60	I	104	3H0				
GR40	I	001	2H0				
ISEL0	B	311	2H1				
ISEL0	I	115	2H2				
REF2K1	I	218	2H4				
REF0	I	108	2H5				

NOTES: (CONT)

5. DIPS TO BE NUMBERED IN THE MANNER SHOWN BELOW (BOARD SHOWN FROM
COMPONENT SIDE).



SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	3H

SUPPORTING INFORMATION

CATEGORY	NUMBER
CONNECTOR ON FRAME	
CIRCUIT PACK INFORMATION DRAWING	
SERIES FOR LATEST CLASS "A" CHANGE	
ACCEPTABLE SERIES	

SHEET INDEX NOTES

1. ONLY THE LATEST ISSUE, OR ISSUES IF CONCURRENT, ARE SHOWN IN THE INDEX.
2. FOR REVISIONS, A CHANGED OR NEW SHEET IS ASSIGNED THE SAME ISSUE NUMBER AS SHEET 1.
3. THE ISSUE NUMBER OF SHEET 1 IS RECOGNIZED AS THE ISSUE NUMBER OF THE WHOLE DRAWING.

NOTICE - NOT FOR USE ON DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.


INPG		AT&AO STANDARD
JK25 CIRCUIT PACK		
FAN OUT BOARD (16K HER DEV/MS/DELAY) CIRCUIT		
DIP SIZE		6S
ISSUE		1
BELL LABORATORIES		CPS-JK25
5 SHEETS		

PART OF CPS JK25

FAN OUT BOARD
(14K NON VEE/PMOS/RELAT)


SHEET NOTES:

1. X DENOTES KS-2168B,L3.



FAN OUT BOARD
(16K NEM OEV/MUX/DELAY)

1. M DENOTES KS-21688, L3.



PART OF CPS JK25

FAN OUT BOARD
(10K MIN DES/MS/DELAY)

COMPONENT LIST INTEGRATED CIRCUIT

LOC	IC1	IC2	IC3	IC4	IC5	IC6	IC7	IC8	IC9	IC10	IC11	IC12	IC13	LOC
CODE	KS-21827,L15	KS-21827,L15	KS-21669,L3	418M	418P	KS-22098,L1	418P	KS-22098,L1	KS-21286,L3	KS-21286,L3	KS-21827,L15	KS-21827,L15	418P	CODE
ELEN														ELEN
ID	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC
A	REF0	204	207	R5L00	383	CEA11	307	A130	364	A030	367	367	367	A
B	GR40	206	207	R4S1	224	CEA21	307	A167	364	A060	367	367	367	B
C				R4S1	224	CEA21	307	A090	381	A100	365	365	365	C
D				R4S1	224	CEA21	307	A120	384	A080	365	365	365	D
E				R4S1	224	CEA21	307	A050	386	A040	381	381	381	E
F				R4S1	224	CEA21	307	A150	389	A070	385	385	385	F
G				R4S1	224	CEA21	307	A160	389					G

LOC	IC14	IC15	IC16	IC17	IC18	IC19	IC20	IC21	IC22	IC23	IC24	LOC
CODE	41U	KS-21289,L45	KS-21289,L24	41U	KS-21289,L45	KS-21289,L24	KS-21289,L45	41CA	41CA	41BP	41U	CODE
ELEN												ELEN
ID	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC	DES16	SH LOC
A	GAP7.01	363	363	363	363	363	363	363	363	363	363	A
B	GCA40	363	363	363	363	363	363	363	363	363	363	B
C	GCA10	363	363	363	363	363	363	363	363	363	363	C
D	GCA20	363	363	363	363	363	363	363	363	363	363	D
E												E
F												F
G												G
H												H

CAPACITOR

DESIG	CODE
[24] C1-C24	KS-21901,L1 .1
[4] C25-C28	601A 5

TABLE 1

WIRE FANOUT BOARD TERMINAL

MODULE	MS TO
0	115
1	019

JK25 CIRCUIT PACK

DWG SIZE

65

ISSUE

1

BELL LABORATORIES

CPS-JK25

SHEET 4

PART OF CPS JK25

CIRCUIT DESCRIPTION/TIMING

CIRCUIT DESCRIPTION

THE JK25 FAN-OUT-BOARD (FOR) IS USED AS AN ADDRESS AND CONTROL SIGNAL BUFFER BETWEEN A MEMORY CONTROLLER AND A MODULE OF MEMORY PLANES. A MODULE OF MEMORY PLANES THAT USE 14K RAMS IS DEFINED AS 128K ADDRESS. IN ADDITION, CONTROL MONITOR OUTPUTS ARE PROVIDED TO PERMIT VERIFICATION OF CIRCUIT OPERATION. ALL INPUTS AND OUTPUTS ARE +5 VOLT TTL COMPATIBLE.

THE 16K DYNAMIC MEMORY DEVICE REQUIRES A 14-BIT MULTIPLEXED ADDRESS AND TWO CLOCK PULSES TO ACHIEVE PROPER OPERATION. THE TIMING RELATIONSHIPS BETWEEN THE CLOCKS AND ADDRESSES CAN BE FOUND ON SHEET 8. THE JK25 CIRCUITRY MULTIPLEXES ADDRESS BITS A0011 THROUGH A0101 AND DRIVES THIS MULTIPLEXED INFORMATION TO THE MEMORY PLANES ON NETS GCRA00 THROUGH GCRA06. THE FIRST SEVEN ADDRESS BITS THAT ARE GATED THROUGH THE FOR ARE THE ROW ADDRESS BITS AND THE SECOND SEVEN ADDRESS BITS ARE THE COLUMN ADDRESS BITS. SINCE THE ADDRESSES ARE VALID ONLY FOR CERTAIN PORTIONS OF THE CYCLE, REGISTERS ARE PROVIDED TO LATCH THE ADDRESSES THAT ARE SENT TO THE MEMORY PLANES UNTIL A PARITY CHECK CAN BE PERFORMED ON THEM.

THE JK25 ADDRESS BUFFER CIRCUITRY IS CHECKED FOR ODD PARITY OVER A0011 THROUGH A0111 AND A0101, AND FOR EDD PARITY OVER A0111 THROUGH A1111 AND A1101. AN ADDRESS PARITY ERROR IS INDICATED BY A LOW LEVEL ON OUTPUT TAPER0.


AS SHOWN IN TABLE 1, THE JK25 IS ENABLED BY HARDWIRING EITHER SIGNAL NSEL00 OR A1111 TO DECODING GATE MEND. THE PRESENCE OF THE MODULE ENABLE SIGNAL, GATE EN1 HIGH, FORCES OPEN COLLECTOR OUTPUT NSEL0 TO THE LOW STATE. ALL INPUT ADDRESS BITS EXCEPT THE THREE LEAST SIGNIFICANT BITS (A0011 THROUGH A0011) ARE GATED THROUGH THE JK25 BY ENABLE GATE EN1. IN THE SELECTED STATE GATE W0000 ENABLES THE MULTIPLEXORS AND ALLOWS ADDRESS BITS A0011 THROUGH A0101 TO BE MULTIPLEXED. THESE ADDRESS BITS ARE INVERTED AND APPEAR AT OUTPUTS GCRA00 THROUGH GCRA06. IN THE UNSELECTED CONDITION, THE GATED ADDRESS OUTPUTS ARE FORCED TO THE LOW STATE. THE UNGATED ADDRESS BITS, A0011 THROUGH A0101 ARE INVERTED AND APPEAR AT OUTPUTS CEA01 THROUGH CEA21, RESPECTIVELY, REGARDLESS OF THE STATE OF EN1.

TWO 70ns DELAY LINES PROVIDE THE TIMING RELATIONSHIPS BETWEEN THE ADDRESS MULTIPLEXING AND THE SECOND CLOCK PULSE (GCAS0) AND ALSO PROVIDES A GATING INPUT TO THE ADDRESS PARITY ERROR GATES (TAPER0, TAPER1).

SEVERAL MEMORY CONTROL SIGNALS ARE BUFFERED AND GATED THROUGH THE JK25. WHEN SELECTED, OUTPUT GR0 FOLLOWS INPUT R0010. IN THE UNSELECTED CONDITION, GR0 IS FORCED TO HIGH-LEVEL STATE. OPEN COLLECTOR OUTPUT SELR0 IS PROVIDED TO MONITOR THE STATE OF OUTPUT GR0. INPUT R0010 AND THE MODULE ENABLE SIGNAL, GATE EN1, CONTROL GR0. GR0 IS CONTROLLED BY THE MODULE ENABLE SIGNAL, EN1. THE REFRESH ENABLE GATE, REF0, AND THE INPUT PULSE FROM THE DELAY LINE, CAS0, CAS1. GCAS0 IS INACTIVE DURING ALL REFRESH CYCLES. OPEN COLLECTOR OUTPUT SELR0 IS PROVIDED TO MONITOR THE STATES OF OUTPUTS GR0 AND CEAS0. IN ADDITION, OUTPUT UNSELR0 IS PROVIDED AND ASSURES A LOW STATE IF EITHER GR0 OR GCAS0 BECOMES ACTIVE (LOW) WHILE THE JK25 IS IN THE UNSELECTED STATE, THIS INDICATING AN ERROR. MAINTENANCE INPUT TS111 IS PROVIDED TO TEST THE INTEGRITY OF THIS GATING PATH.

REFRESH CONTROL INPUT REF0 IS PROVIDED TO FORCE JK25 TO THE ENABLED STATE INDEPENDENT OF ADDRESS BIT A1111. NONINVERTED REFL0 OF REF0 APPEARS AT OUTPUT REFO. A HIGH LEVEL AT OPEN COLLECTOR OUTPUT RESE1 INDICATES THE PRESENCE OF THE REFRESH STATE. THE REFO OUTPUT ACTIVE (LOW), AND THE GCAS0 OUTPUT INACTIVE (HIGH).

JK25 TIMING EXAMPLE



JK25 CIRCUIT PACK

ENG. SIZE
65

ISSUE
1

BELL LABORATORIES

CPS - JK25

SHEET 5